표 1. | Table 1. IP 모듈 합성 결과 처리 클록 수 | Number of processing clocks resulting from IP module synthesis.

IP	Latency (CLK)	Iteration interval (CLK)	Pipelined
pre_proc	4	1	Yes
acc_spec	4,104	2	Yes